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I. INTRODUCTION
Reversible Quantum Computers (QCs) will be created for improvement in speed, reducing cost and space etc [1] - [6] , [11] . Reversible are the circuits or the gates that have the same umber of inputs and outputs and have one-to-one mappings between vectors of inputs and outputs; thus the vector of the input states can be uniquely reconstructed from the vector of the output states. A symmetric function [11] - [14] means a Boolean function invariant to the permutation of any of its input variables. Also every Boolean function can be made symmetric by repeating its input variables. The application of symmetric function is in enormous field of the processor (IC) design and in higher mathematics Fredkin Gate (FG) is a fundamental concept in reversible and quantum computing, the base of "realization-related" papers. It has been introduced by Ed Fredkin and Tomasso Toffoli in 1982 [12] , [13] . 1) Every Boolean function can be build from (binary)
Fredkin Gates (FGs), such that it has three inputs A, B and C and three outputs P, Q and R like P = A Q = if A then C else B R = if A then B else C 2) Feyman Gates is "Controlled NOT" or "quantum XOR", such gates have two inputs A and B and two outputs P and Q, they are called linear likewise P = A Q = A EXOR B Thus synthesis of symmetric Boolean functions is achieved by using a simple recursive arrangement of 2-inputs, 2-outputs AND-NAND (A-NA) and OR-NOR (O-NO) logic gates realizable with QCA (Quantum Dot Cellular Automata) technology. It eliminates the use of NOT or inverter gate which is more costly and spacious as well as introduced delay in realizing the symmetric function. By this approach, synthesize symmetric functions can be implemented for an arbitrary number of input variables. A general equation for estimating the number of gates (AND-NAND, OR-NOR etc) required for symmetric function realization is invented. Further, the proposed technique is applicable for any symmetric functions either unate or non unate functions results a logic design with less hardware cost which drastically reduces the "garbage" compared to the other existing techniques. In unate symmetric functions, all variables or literals are either non complemented form, called unate positive, or complemented form, called unate negative function. e. g. X 1 X 2 + X 2 X 3 + X 3 X 1 Unate positive function X 1 ' + X 2 ' + X 3 ' Unate negative function In non unate symmetric function, the variables are complemented or non complemented form i.e. imposing no restriction of the variable form, e. g. X 1 ' X 2 'X 3 + X 1 X 2 'X 3 ' + X 1 'X 2 X 3 '
II. QUANTUM DOT CELLULAR AUTOMATA QCA (Quantum-dot Cellular Automata) [1] - [10] devices encode and process binary information as charged arrays of Use of Symmetric Functions Designed by QCA Gates for Next Generation IC Pijush Kanti Bhattacharjee charge coupled quantum dots. A quantum cell can be viewed as a set of four charge containers or dots positioned at the corners of a square, as shown in Fig. 1 . It contains two extra mobile electrons. The electrons can quantum mechanically tunnel between dots but can not come out from the cell and are forced to settle at the corner positions due to coulomb interaction. Thus, there exists two equivalent energetically minimal arrangements for the electrons in a QCA cell (Fig. 1) , i.e. the polarization P = +1 (representing logic 1) and P = -1 (representing logic 0). In Fig. 1 , a QCA cell and its binary logic are shown, the energetically position of the diagonal electrons identifies the binary logic 0 or 1. This phenomenon is useful in nano technology which affects high resolution fast electronic circuits. In this power consumption for changing the charge of electron is very much less compare to that of general charge carriers (hole-electron) electronic components. A QCA Cell with its binary logic creates a new direction in nano technology [1] - [9] . It requires minimum current or energy to change any state i.e. previous state. Thus, a minimum recurring cost is effective in this QCA gates which is highly applicable in super fast processors. Also power or heat dissipation, electro magnetic wave radiation etc are very much less in QCA based gates. And-Or-Inverter is not a universal gate. All Boolean functions can not be designed alone A-O-I gate. Another drawback of A-O-I gate is that it requires more space and the A-O-I gates are more complex nature comparing to that of MV or NOT gates.
Thus to implement MV with NOT functions, a new gate called Nand-Nor-Inverter (NNI) [1] - [10] is constructed, where NNI(A, B, C) = MV(A', B, C') = A'B+BC'+C'A'. It is shown in Fig. 7 . The NNI gate is a universal gate and can be employed for realizing versatile logic functions. It proves to be as effective as the AOI (And-Or-Inverter) gate and requires lesser overhead, for setting the variables, than that of an AOI, while realizing the basic logic gates. NNI gate ensures very less space comparing to that of the other gates like MV, AOI and inverter (NOT) gate. It is shown in Table- I that any Boolean function is realized either by combination of MV and NNI gates or by NNI gates alone.
A. Boolean Functions Synthesis by QCA gates
All Boolean functions which are confined or simplified within thirteen number standard Boolean functions [7] , [10] - [15] are realized in two level implementation by different QCA gates like F = X(f i , f i , f i ), where F is a Boolean function, X is a MV or NNI gate, f i is MV(A, B, C) or NNI (A, B, C) or A or 0 or 1, in which A, B, C are in complemented or non complemented literals or variables. These standard Boolean functions are synthesized either by MV and NNI gates or simply NNI gates only, which is elaborately explained in Table-I . So, it eliminates the use of inverter or NOT gate which is provided either by QCA technology or conventional CMOS in VLSI. This inverter gate takes more chip area.
III. SYNTHESIS OF SYMMETRIC FUNCTION
The symmetric functions are paying attention to the researchers in the field of VLSI and nanotechnology design, especially for logic synthesis. A number of synthesis technique for Boolean symmetric functions are reported [12] - [15] . I represent a simple cost effective synthesis with QCA gates for future generation digital design.
A. Symmetric Function
A switching function f(x 1, x 2 ,…………,x n ) is called totally symmetric with respect to the variables x 1 , x 2 , x 3 ,……….,x n , [11] - [15] , if it is invariant under any permutation of the variables. Total symmetry can be specified by a set of integers  (called a numbers) A = (a i ,…..,a j,……… ,a k ) where A ⊂ (0,1,2,….,n); all the vertices with weight w∈A will appear as true minterms in the function.
A n-variable symmetric function is denoted as S n (a i ,…..,a j,……… ,a k ). A symmetric function is called consecutive, if the set A consists of only consecutive integers (a l , a l+1 ,………,a r ). It is expressed as S n (a l -a r ) where l<r.
For n variables, there can be (2 n+1 -2) different symmetric functions (excluding constant functions 0 and 1). Each totally symmetric functions, S n (A) = S n (A 1 ) + S n (A 2 ) +…………+ S n (A m ), where m is minimum, ∀ i, j, l ≤ i, j ≤ m, A i ∩ A j = ∅ (null), and i ≠ j. Thus, a symmetric function may be broken in lower order consecutive symmetric functions keeping all condition same.
IV. METHODOLOGY AND IMPLEMENTATION
I discuss the proposed method of symmetric function synthesis and its implementation in this section [15] . I use two type of gates e.g. AND-NAND (A-NA) and OR-NOR (O-NO) gates. The output of an AND-NAND gate is AND and NAND functions of the inputs. Similarly, the output of an OR-NOR gate is OR and NOR functions of the inputs. The gate is having two inputs and two outputs. These two gates are the simplest gates of QCA cells under nano technology. These AND-NAND (A-NA), OR-NOR (O-NO) gates can be designed by QCA MV and NOT (Inverter) gates by fixing an input as 0 and 1 of MV gates respectively and output of MV gate is fed to NOT gates for NAND or NOR functions. I eliminate the use of NOT or inverter gate which takes more area, costlier, time and delay consuming.
In the synthesis of symmetric functions, I get all the combinations of symmetric functions for a particular set of input variables including unate positive and unate negative symmetric functions. This becomes a generalized solution for the symmetric functions realization for any number of input variables.
A. Method of Synthesis Symmetric Function
First of all, I take 2-inputs and 2-outputs AND-NAND, OR-NOR gates as shown in Fig. 8 . Here, AND-NAND gate and OR-NOR gate are two type of QCA gates which are designed on nano technology process. It requires less overhead area and at the same time ensures best efficiency in speed. Fig. 9 . These QCA based gates are taking minimum space area as well as minimum power consumed to formulate any type of symmetric outputs. Therefore, these symmetric functions realization integrated circuits may be manufactured at a minimum cost surprising all other type of invented ICs, especially when it is manufactured at large scale. This type of symmetric functions synthesis may be implemented in all other complex circuit solution also. For two input variables, I require total three gates, one AND-NAND gate and two OR-NOR gates and no output from any gate is garbage output i.e. not belonging to the symmetric functions. Therefore, this construction of 2-input symmetric functions is the simplest form and ensures fastest operation. Since this circuit is not having any extra output i.e. garbage output, it ultimately curtails the cost of this 2-input symmetric function IC design. Here half adder Boolean function for sum is u6 i.e. S 2 (1) and carry is u1 i.e. S 2 (2). In Fig. 10 , total 2 numbers of AND-NAND gates and 6 numbers of OR-NOR gates are required for construction of all the symmetric functions (14 numbers) by 3-input variables and hence total 8 gates are required. Two outputs from the gate are garbage outputs i.e. not a symmetric function. Out of 2-garbage outputs, one output is not associated to act as further input. So, one output is completely garbage output. The other garbage output is feeding as input to next stage OR-NOR gate. The efficiency of the circuit regarding power consumption and speed is the maximum.
B. 2-Inputs Symmetric Function Synthesis

C. 3-Inputs Symmetric Function Synthesis
Here Full adder Boolean functions for sum and carry are u19 i.e. S 3 (1,3) and u13 i.e. S 3 (2,3) respectively. Therefore the adder circuit outputs are derived from this 3-input symmetric function synthesis. (1,3) I require total 17 gates, out of which total AND-NAND gates are 3 numbers and OR-NOR gates are 14 numbers for 4 input variables. Fig. 11 shows the circuit diagram of the realized symmetric functions by taking 4-input variables and Here, (n -2) is the garbage output. The garbage output is neither a symmetric function nor fed as further input to the gates. Thus, the garbage output can not be used further. Symmetric functions realized for 2 input variables, garbage output is 0; for 3 inputs, garbage output 1; for 4 inputs garbage outputs 2; for 5 inputs garbage outputs 3 etc, so garbage outputs are in AP series, which is clearly indicated in Table-II. Again, X = 2 n + n − 3 = (n − 1) + (2 n − 2)
or, X = Number of AND-NAND gates + Number of OR-NOR gates I require at least total (n − 1) number of AND-NAND gates and total (2 n − 2) number of OR-NOR gates to have all the symmetric functions realized by n-input variables. The detailed comparison of the parameters for symmetric function synthesis is shown in Table-II. These symmetric functions yield adder circuit functions in addition to all other different kind of Boolean functions. All other combinational circuits like subtractor, multiplier, divisor, multiplexer, encoder, comparator etc can be designed by the adder circuit only. Thus it enables to design next generation IC with higher capacity and processing speed as well as less power and space consumption.
VI. CONCLUSIONS
Although symmetric functions are difficult to realize practically with the minimum number of gates, my proposed design with adoption of QCA technology enlightens a new direction in the field of symmetric function synthesis. Ultimately a general solution for minimum number of QCA gates (AND-NAND and OR-NOR) requiring is invented, identifying the "garbage" output. Thus QCA based design of symmetric functions are simulated by AND-NAND, OR-NOR gates and compared with the results of conventional CMOS based technique. These symmetric functions provide different kind of Bollean functions or combinational circuits with high resolution for next generation IC design. Moore's Law is satisfied in the coming age by implementation of symmetric function designed by these special QCA gates (AND-NAND, OR-NOR). It is also observed that the implementation of symmetric functions with QCA design is more advantages than that of CMOS design. In all aspects, this QCA based design symmetric functions are highly suitable for higher growth of IC processors which can afford as a precious element in the coming generation.
